



A Comprehensive Review of MOSFET Device Scaling Challenges

M.Durairaj, R.Dinesh Kumar, K.S.Senthil Kumar, S.Dhivya Bharathi, V.Sharanya, T.Sathish

Department of ECE, PERI Institute of Technology, Chennai, India.

Article Information

Received : 30 Jan 2023
Revised : 12 Feb 2023
Accepted : 28 Feb 2023
Published : 10 Mar 2023

Abstract— the problems with downscaling MOS devices are briefly discussed in this study. Scaling problems like gate oxide tunneling, high electric field, power supply and threshold voltage scaling, hot carrier degradation, random doping fluctuation, parasitic resistance and capacitance, and short channel effect should be thoroughly understood in order to maintain improvement in device density. To maintain the high-density pace, the microelectronics industry may need to move away from conventional MOSFET-based standards and toward those based on molecular nanostructure devices.

Corresponding Author:

M.Durairaj

Keywords: *Scaling, Threshold Voltage, Short channel effect, Nanoelectronics, Tunneling,.*

Copyright © 2023: M.Durairaj, R.Dinesh Kumar, K.S.Senthil Kumar, S.Dhivya Bharathi, V.Sharanya, T.Sathish. This is an open access distribution, and reproduction in any medium, provided Access article distributed under the Creative Commons Attribution License the original work is properly cited License, which permits unrestricted use.

Citation: M.Durairaj, R.Dinesh Kumar, K.S.Senthil Kumar, S.Dhivya Bharathi, V.Sharanya, T.Sathish. "A Comprehensive view of MOSFET Device Scaling Challenges", Journal of Science, Computing and Engineering Research, 6(3), 01-03, 2023.

I. INTRODUCTION

SCALING of CMOS technology has been a fundamental element of the semiconductor industry's current advancement in silicon-based devices. Since a few decades ago, Moore's Law has provided straightforward guidelines for transistor design in order to maximize circuit density and speed. More complex functionality is made possible by the enhanced circuit performance and density since more transistors may be put onto a single chip. However, it turns out that the historical growth, doubling circuit density, and improved performance predicted by Moore's Law cannot be sustained merely by the conventional scaling hypothesis as device scaling continues into the twenty-first century. Further threshold voltage decrease is not possible with increasing leakage current, which in turn prevents supply voltage scaling for speed increase. Leakage currents get worse and device reliability gets poorer when more electric fields are created inside the transistor. Additionally, the necessary high channel doping creates substantial difficulties such mobility deterioration and threshold voltage variations caused by random dopants [1].

1. SIGNIFICANT DOWNSCALING ISSUES IN MOS DEVICES

In order to achieve improved device performances, MOSFET-based CMOS technology must overcome difficulties, namely those related to low power consumption and high ON-state current. The MOS transistor's size is reduced to produce the increased performance. The size of MOSFETs is decreasing from the submicron to the nano scale range. However, the dramatic dimension reduction

raises issues that have not yet been resolved and may not always be compatible with device performance.

2. THRESHOLD VOLTAGE AND POWER SUPPLY

To maintain the electric field and active power within bounds, the MOSFET channel down-scaling typically involves a corresponding reduction in supply voltage. The threshold voltage, however, cannot be significantly reduced. This is owing to the fact that a sizeable amount of the total power dissipation in high performance CMOS products is passive power (caused by transistor off-state leakage). Leakage current through the device is the main cause of the power consumption in this condition. In order to prevent a sharp spike in IOFF, VT scaling has therefore slowed down. In order to generate a big drive current, the gate overdrive ($V_{DD} - V_T$) must be considerable, which slows down VDD scaling and increases active power density [3].

3. HIGH ELECTRIC FIELDS

As stated previously, the supply voltage cannot be decreased proportionally to the length of the channel, hence scaling will increase the electric field strength across the gate oxide. Higher vertical electric fields in the MOSFET channel reduce carrier mobilities, which, in the worst-case scenario, can lead to barrier failure and increased leakage currents that can damage the device.

But as transistor device length is continuously reduced that is of SCEs [10-13]. High-K dielectric material is having the capacity of better gate controllability which further makes it as a best gifted device for the low power applications. HfO₂ provide large amount of drain current (ID) and it is chosen for dropping the substrate bias effect.

The results of increase in ION/IOFF ratio and transconductance over drain current (gm/ID) will be improved due to high-K dielectric material HfO₂ over the device channel [14]. The device is simulated considering the field dependent mobility in addition to velocity saturation which results with many advantages over SiO₂.

4. GATE OXIDE TUNNELING

As the electron thermal voltage, kT/q , is constant at room temperature, the ratio between the operational voltage and the thermal voltage decreases as the MOSFET is scaled down. This results in increased leakage currents caused by the thermal diffusion of electrons. With a decrease in channel length, the oxide thickness must likewise decrease proportionally. Quantum mechanical tunneling produces a gate leakage current that grows exponentially with decreasing oxide thickness in thin oxide films. By substituting the oxide gate dielectric with a high-permittivity (high-k) gate dielectric, more scaling can be achieved.

5. PARASITIC RESISTANCES AND CAPACITANCES

As transistors size is decreased, the parasitic resistances and capacitances scale negatively with device area reduction. Consequently, the influence of parasitic components on on-current (I_{ON}) increases expressively. These parasitic elements will reduce the performance advantage from scaling transistors.

6. HOT-CARRIER

When charge carriers have high energies and an effective temperature that is larger than the lattice temperature, they are considered as hot carriers. Because they cannot transmit their energy to the lattice atoms quickly enough, these carriers are not in thermal equilibrium with the lattice. They are produced in the inverted channel region when the MOSFET is in linear or saturation mode. The primary issues caused by hot carriers include parasitic gate currents, degradation of drain current, a drop in transconductance, and a shift in threshold voltage with time. The use of a graded drain profile decreases the production of hot carriers [4].

7. RANDOMNESS OF DOPANT DISTRIBUTION

The effect of randomness of dopant distribution on the MOSFET characteristics becomes more risky in small transistor devices, because accurate position of the individual dopant atoms cannot be managed properly. As the device dimensions decrease, it becomes increasingly difficult to put the dopant atoms in the accurate places needed.

8. SOURCE TO DRAIN TUNNELING

If the channel length between source and drain of a MOS device becomes small enough for electrons to tunnel through the device barrier without the gate voltage bias, it can no longer be operated as a switch. Scaling a device should be performed with adequate dimension constraints for proper behavior [7].

9. HEAT DISSIPATION

MOS devices discharge their energy as heat in their resistive components. If this heat is not effectively distributed, the hot spots form on the circuit, causing the material to overheat and the device to breakdown.

10. INTERCONNECT DELAYS

Reducing the wire's width increases its resistance and, thus, increases the delay. This decreases the device speed, and as a result, the device may not be able to operate much faster due to the interconnect delays. Scaling not only aims to enhance device density on chip, but also its speed [6].

11. SHORT-CHANNEL EFFECT (SCES)

As the channel length approaches the depletion depth of the source substrate or drain substrate, the total quantity of depletion charge in the substrate falls. This leads to a decrease in threshold voltage [4]. Particular when the length of a MOSFET channel equals the depth of the source/drain junction and the width of the depletion layer, the device is referred to as a "short channel" rather than a "long channel" in MOSFET devices.

II. CONCLUSIONS

As the scaling of devices approaches their physical size limits, numerous studies have been conducted to find a new solution to sustain Moore's law. Increasing power consumption, process variance, and fabrication costs are decelerating the technological development cycle. Today's device scaling involves tradeoffs between performance and power consumption; hence, technical advancements that enable high performance with very low power consumption are necessary. Even if certain attempts are made to preserve the advanced CMOS technology, its lifespan cannot exceed a few decades. Therefore, developing technologies should be addressed in order to accommodate technological advancements in the near and far future.

REFERENCES

- [1]. Collyer AA. Rubber toughened engineering materials. Chapman Hall, 1994.
- [2]. Yong-Bin Kim, "Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics", Trans. Electr. Electron. Mater. 10(1)21, G.-D. Hong et al., 2009.
- [3]. ITRS Roadmap 2010; www.itrs.net.
- [4]. Xin Sun, "Nanoscale Bulk MOSFET Design and Process Technology for Reduced Variability", Ph.D. thesis, Electrical Engineering and Computer Sciences, University of California, Berkeley, 2010.
- [5]. J. R. Arunkumar, S. Velmurugan, B. Chinnaiyah, G. Charulatha, M. Ramkumar Prabhu et al., "Logistic regression with elliptical curve cryptography to establish secure iot," Computer Systems Science and Engineering, vol. 45, no.3, pp. 2635–2645, 2023.
- [6]. V K Khanna, "Emerging trends in ultra-miniaturized CMOS (Complementary metal-oxide-semiconductor) transistors, single-electron and molecular-scale devices: A comparative analysis of high-performance computational nanoelectronics", Journal of Scientific & Industrial Research, Vol. 63, , pp 795-806. Oct 2004.

- [7]. G. E. Moore, *Electronics*, Vol. 38, No. 8, April 19, 1965.
- [8]. P. Nirmala, T. Manimegalai, J. R. Arunkumar, S. Vimala, G. Vinoth Rajkumar, Raja Raju, "A Mechanism for Detecting the Intruder in the Network through a Stacking Dilated CNN Model", *Wireless Communications and Mobile Computing*, vol. 2022, Article ID 1955009, 13 pages, 2022. <https://doi.org/10.1155/2022/1955009>.
- [9]. Raja T, Agrawal VD, Bushnell ML. A tutorial on the emerging nanotechnology devices. In 17th International Conference on VLSI Design. Proceedings. (pp. 343-360). IEEE, 9 Jan 2004.
- [10]. Prathima, Ch, Naresh Babu Muppalaneni, and K. G. Kharade. "Deduplication of IoT Data in Cloud Storage." *Machine Learning and Internet of Things for Societal Issues*. Springer, Singapore, 2022. 147-157.
- [11]. Subha Subramaniam, R.N Awale and Sangeeta M. Joshi, "Drain Current Models for Single-Gate MOSFETs & Undoped Symmetric & Assynetric Dopuble-Gate SOI MOSFETs and Quantum Mechanical Effects" *International Journal of Engineering Science & Technology*, Vol. 5, No. 1, January 2013.
- [12]. Prathima Chilukuri , J.R. Arun Kumar , R. Anusuya , M. Ramkumar Prabhu. "Auto Encoders and Decoders Techniques of Convolutional Neural Network Approach for Image Denoising In Deep Learning" *Journal of Pharmaceutical Negative Results*, 13(4), 1036–1040. <https://doi.org/10.47750/pnr.2022.13.04.142> ,November 4, 2022.
- [13]. Khakifirooz A, Antoniadis DA. MOSFET performance scaling—Part II: Future directions. *IEEE Transactions on Electron Devices*;55(6):1401-8, 20 May 2008.
- [14]. Ratnesh RK, Goel A, Kaushik G, Garg H, Singh M, Prasad B. Advancement and challenges in MOSFET scaling. *Materials Science in Semiconductor Processing*;134:106002., 1 Nov 2021.

